yushi96

Hi, can you give me a datasheet of the project? I want to write testbench with verilog. but, I have no idea. can you give me some suggestion? thanks