David Moore
Results
1
comments of
David Moore
Can confirm that I just ran into this issue as well. Additionally, the following will fail: ```verilog function funcname; input integer invalue; // ... funcname = 0; endfunction ``` It...