Andrew Powell
Results
1
issues of
Andrew Powell
Hello! As the title states, is there a way to configure the VHDL Generator to generate VHDL with entity instantiations (e.g. `ff_inst : entity ex_lib.ff(rtl)`), instead of component instantiations (e.g....
feature request