Russell Joyce

Xilfpga: Fix PL reset sequence when programming FPGA

1

This patch brings the EMIO PL resets low _before_ the PL power is enabled when programming the FPGA, and raises them again afterwards. This prevents the PL logic from running...