Fog-cake
Results
2
comments of
Fog-cake
I am currently trying to implement your design on FPGA. It is found that some functions, such as idx_width, under different Nrlane parameters, will not match the data bit width...
Hi, @niwis Can I reduce the required FPGA resources by configuring parameters such as vlen? Thank you.