Stephen Neuendorffer
Stephen Neuendorffer
Makes sense to me. This is one of those things that is likely an important hardware lowering for many platforms.
I'm really excited to see this. This is something that Xilinx/AMD should be able to help build out.
This is one of the things I've struggled with trying to define a cadence. If the cadence is short (say daily), then you can proceed with a fix-forward approach. Take...
@wsmoses Do you have any insight into the failures here?- I'm surprised things seem to be quite broken and I'm not sure what I missted.
@wsmoses thoughts?
I've seen things happen like this with toolchain files, where information discovered from the outer build doesn't get passed to the inner build, including the toolchain file. As a result,...
It would be good to capture this for the vitis hls folks: if you have the source code and TCL that fails?
@jackl-xilinx I think this is fixed now, but we don't document the LibXAIE build process. Can you add some notes in GettingStarted.md?
Indeed, it looks like the pass assumes there is only 1 memcpy
Your propose code is almost right. dmaStart is an MLIR terminator, so it has to be more like: ``` %2 = AIE.mem(%0) { %15 = AIE.dmaStart(MM2S0, ^bb1, ^bb2) ^bb2: %16...