sergpolkin comments

Repositories
Issues
Comments

Results 1 comments of


                                            sergpolkin

liteeth: Add DMA interface

Thanks you too, for this project. I'm test this with RMII phy on two boards, with SDRAM (16 bit data width) and DDR3 (128 bit) memory. The `LiteEthMACCore` module has...