Preyas Shah

icon location Madison icon location Graduate CS Student at UW Madison, To be Computer Architect

Results 1 issues of Preyas Shah

Queue is not getting synthesized

Hi, I am using Synopsys tool to synthesize a verilog netlist generated from Chisel implementation. Tool is not able to map any library cells to reg_files of Queue creating sequential...