David Palchak
Results
1
issues of
David Palchak
The following code is valid SystemVerilog (confirmed [here](https://www.edaplayground.com/x/8mf8)): ``` package test_pkg; virtual class Class; pure virtual function automatic void func1(); pure virtual function automatic void func2(); endclass endpackage ``` The...