Charles Eric LaForest

icon indicating a website link http://fpgacpu.ca/

icon location FPGA Design Consultant

Results 1 comments of Charles Eric LaForest

Consider adding Verible and/or Surelog to verilinter?

Can Verible and Surelog lint for only the synthesizable subset of Verilog-2001, rather than SystemVerilog? I use a subset of that subset when writing code to maximize portability and to...