Kamyar Mohajerani

Please consider adding [vscode-ccls](https://marketplace.visualstudio.com/items?itemName=ccls-project.ccls) to the list of VS Code C/C++/Objective-C extensions. [ccls](https://github.com/MaskRay/ccls) is a is a C/C++/Objective-C language server originating from cquery. [vscode-ccls](https://github.com/MaskRay/vscode-ccls) is the VS Code extension which...

VPI: Adding vpiPort detection (Corrects regression introduced by #753)

3

* Feixes regression introduced by #753 * Enables `vpi_get(vpiType, handle_to_port)` to return `vpiPort` if the signal is a port. It also enables `vpi_get(vpiDirection, handle_to_port)` to return correct port directions (`vpiInput`,...

Passing arguments from CLI to Scalatest runner does not work

12

CLI runner [arguments](https://scalacenter.github.io/bloop/docs/cli/tutorial#pass-test-arguments-to-test) are not passed to [Scalatest](https://www.scalatest.org/scaladoc/3.2.7/org/scalatest/ConfigMap.html). Previously reported (and not fixed) in #1288. ``` $ bloop test root --only MySpec -- -Dkey=value MySpec: configMap=Map() ``` It works perfectly...

Tests hang: possible race condition

4

I'm seeing this happening in both Treadle and Verilator backends: When running long tests with ~10000 I/O elements, the test usually hangs (forever). When running for ~100 I/O elements the...

### Checklist - [x] Did you specify the current behavior? - [x] Did you specify the expected behavior? - [x] Did you provide a code example showing the problem? -...

wire not found for $posedge

3

Hi, I'm not sure if this is a duplicate of #110, #128 (supposedly fixed?) or #146, but I'm pretty sure this code (which implements a pipelined SIPO) should be perfectly...

This PR enables easy build on different target platforms including macOS/arm64. A local copy of 'lefdef' (Apache License) is included and previous binaries are removed. `build.py` script is also fixed...

Support for Decoupled/Valid with zero-width data

2

As discussed in #35, `chiseltest` does not currently support zero-width data/ports. This PR provides a solution (well, maybe a workaround) specific to `Decoupled` and `Valid` interfaces. Decoupled interfaces with zero-width...

Support for FST traces in verilator backend

2

Introducing the ability to use FST format as the output format of `Verilator` trace dump, instead of the VCD format. FST is a more efficient trace format introduced by the...

[CI] Increase timeout for verilator tests

1

Increase the timeout to prevent fails. At some point though, the number of supported/tested verilator versions should probably be reduced.