Kalab Yibeltal Assefa
Results
1
comments of
Kalab Yibeltal Assefa
> Did you actually enable the cache in software? The Verilog parameter affects whether the cache is present in hardware. The default state of the CPU still leaves the cache...