jasonlee1001

icon location Taiwan icon location SoC chip designer. Open Source Electronics, FPGA.

Results 1 comments of jasonlee1001

关于在 Verilog TestBench 中运行测试用例

Makefile 開頭加上: SHELL := /bin/bash