hwmland

verible-verilog-format does add empty line after each comment with // ```systemverilog module serialdp ( input clk, input in, input reset, // Synchronous reset output reg [7:0] out_byte, output done );...