cz4e

Timing: merge MemBlock timing fixes

3

🐛？

Completed: ✅ Disable fast wakeup for new-backend (unsupport) ✅ Physically disable DCache Tag/Data ECC ✅ Prefetcher support 3Load ✅ Optimize pmp timing (#2546) ✅ Use valid instead of select for...

timing(MemBlock): fix MemBlock inner timing

1

* Fixed the relevant path **s2_tag** -> **s2_can_send_miss_req** -> **dcache/dataArray** * Fixed load unit writeback port select logic and misalignBuffer exceptions * Fixed cmoReq.opcode from **MemBlock** to **L2Top**

Add tlb query use fast adder comparator support * reduce load/store unit s0 generate vaddr for tlb query, e.g. `src + imm = vaddr` as tag to query tlb use...

@happy-lx shows gem5 store pipeline writeback at s2 and at s4 speedup. * `LoadQueueRAW` entries: 64 to 32 @jin120811 * `LoadQueueRAR` entreies: 72 to 64 @jin120811 * `LoadQueueUncache` entries: 20...