Andreas Tyrberg
Results
1
issues of
Andreas Tyrberg
Some preprocessor directives seem to give wrong line numbers. ```verilog `default_nettype none module Mod(); endmodule ``` The `default_nettype` get the correct line number, but everything after have line number offset...