Anthon Vincent Riber issues

Repositories
Issues
Comments

Results 1 issues of


                                            Anthon Vincent Riber

uart suffer from timing errors, on burst recieving

https://github.com/freechipsproject/ip-contributions/tree/master/src/main/scala/chisel/lib/uart The UART fails to read longer bursts of bytes. I Assume the reason is that the sampling frequency match the baud rate, which means a slight mismatch between the...