MostBaffled

Arm, some main_v8 MVE instructions not disassembled

1

Instructions like vldrw.u32 q1, [r1] comes out as and `ldc` instruction. The decoding doesn't seem to recognise the fields that distinguish them.