WebRISC-V

WebRISC-V copied to clipboard

Comparisons to preexisting simulators.

1

I saw the announcement on riscv-teach which explains a little of why this was made. > at this time this is probably the only RISC-V 64-bit pipeline simulator, which is...

TheThirdOne

It would be nice to have an option to accept unrecognized directives for compatibility with GNU assembly, for example: ` .file "example.c"` ` .option nopic` ` .section .rodata` ` .globl...

tmcintos

Support `.data` directives in `.text` section for read-only data. This would provide better compatibility with gcc-generated assembly code; e.g. https://godbolt.org/z/tTvkEE

tmcintos

Support `%hi()` and `%lo()` as in GNU assembler: ` lui a5,%hi(.LC0)` ` addi a0,a5,%lo(.LC0)` This would provide better compatibility with gcc-generated assembly code; e.g. https://godbolt.org/z/tTvkEE

tmcintos

Support `call` pseudo-instruction: `call offset` As per Table 20.2, https://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf This would provide better compatibility with gcc-generated assembly code; e.g. https://godbolt.org/z/tTvkEE

tmcintos