Egor Porsev

[email protected]

telegram @furetur

Results 2 comments of


                                            Egor Porsev

[BUG] Verilog preprocessor, `ifdef around `include statement

I have also encountered this issue

Feature: option to replace the base class of generated registers

@amykyta3 could you please give your opinion on this matter?