chipyard icon indicating copy to clipboard operation
chipyard copied to clipboard

Aspect-based floorplanning

Open harrisonliew opened this issue 4 years ago • 1 comments

Related PRs / Issues:

Type of change:

  • [ ] Bug fix
  • [x] New feature
  • [ ] Other enhancement

Impact:

  • [ ] RTL change
  • [ ] Software change (RISC-V software)
  • [ ] Build system change
  • [x] Other

Contributor Checklist:

  • [ ] Did you set main as the base branch?
  • [ ] Did you delete any extraneous prints/debugging code?
  • [ ] (If applicable) Did you add documentation for the feature?
  • [ ] (If applicable) Did you add a test demonstrating the PR?
  • [ ] (If applicable) Did you mark the PR as "Please Backport"?

Release Notes

Adds floorplanning support using the barstools aspect-based floorplan DSL (supercedes + closes #925)

harrisonliew avatar Apr 07 '22 04:04 harrisonliew

@jwright6323 FPIR Pass error that needs to be solved. This occurs during GenerateTopAndHarness, so the Generator itself has successfully ran:

[error] Exception in thread "main" java.lang.ClassCastException: firrtl.annotations.InstanceTarget cannot be cast to firrtl.annotations.ReferenceTarget
[error]         at barstools.floorplan.firrtl.GenerateFloorplanIRPass$$anonfun$1.applyOrElse(Passes.scala:83)
[error]         at barstools.floorplan.firrtl.GenerateFloorplanIRPass$$anonfun$1.applyOrElse(Passes.scala:49)
[error]         at scala.PartialFunction.$anonfun$runWith$1$adapted(PartialFunction.scala

I'm just running the default config. Steps to replicate:

git clone [email protected]:ucb-bar/chipyard.git -b dev-floorplan-new
cd chipyard
./scripts/init-submodules-no-riscv-tools.sh
cd vlsi
make verilog

harrisonliew avatar Apr 07 '22 05:04 harrisonliew

Closing stale PR

joonho3020 avatar Feb 04 '24 20:02 joonho3020