Support nested processing elements in Xilinx kernels

[definelicht]

Xilinx kernels allow nesting processing elements in nested dataflow sections, which has recently been added to hlslib as a supported feature.

If we support this, we can benefit from nested parallelism in dataflow sections for more complicated applications generated by, e.g., the NumPy frontend.