Move TinyALU clock generation to cocotb testbench
This refactoring moves the clock generation for the TinyALU example from the VHDL design to the cocotb testbench.
Specifically, the changes are:
- The internal clock generation process in
tinyalu.vhdhas been removed. - The
clksignal intinyalu.vhdis now an input port. - The
TinyAluBfmintinyalu_utils.pynow creates and starts a 2us clock on the DUT'sclkpin.
This centralizes clock management within the test environment, making the setup more flexible and aligning with standard verification practices.
PR created automatically by Jules for task 8967099609063795420
👋 Jules, reporting for duty! I'm here to lend a hand with this pull request.
When you start a review, I'll add a 👀 emoji to each comment to let you know I've read it. I'll focus on feedback directed at me and will do my best to stay out of conversations between you and other bots or reviewers to keep the noise down.
I'll push a commit with your requested changes shortly after. Please note there might be a delay between these steps, but rest assured I'm on the job!
For more direct control, you can switch me to Reactive Mode. When this mode is on, I will only act on comments where you specifically mention me with @jules. You can find this option in the Pull Request section of your global Jules UI settings. You can always switch back!
For security, I will only act on instructions from the user who triggered this task.