opentitan
opentitan copied to clipboard
[test-triage] I2C - TLM FIFO not empty at end of test
Hierarchy of regression failure
Block level
Failure Description
The following error is raised for several seeds:
UVM_ERROR (i2c_scoreboard.sv:716) [scoreboard] controller_mode_rd_obs_fifo item uncompared
Steps to Reproduce
- GitHub Revision: #25b1acb
- dvsim invocation command to reproduce the failure, inclusive of build and run seeds:
./util/dvsim/dvsim.py hw/ip/i2c/dv/i2c_sim_cfg.hjson -i i2c_host_mode_toggle --fixed-seed 83642804746808679151779794570736594788640700329567191646850288550203524713046
Tests with similar or related failures
- [ ] i2c_host_mode_toggle
- [ ] i2c_host_stress_all -> probably because it calls the i2c_host_mode_toggle vseq