clear icon indicating copy to clipboard operation
clear copied to clipboard
verified publisher icon efabless

How to syntesize and place & route for CLEAR ?

Open Martoni opened this issue 2 years ago • 1 comments

Hello,

Is there a tutorial to explain step by step how to synthesize a design and place & route for CLEAR eFPGA ?

And also, is there static timing analyser software that targeting CLEAR ?

Thanks.

Martoni avatar Jan 31 '24 09:01 Martoni

just received mine yesterday and am hoping for a step by step for some of the examples.

chaseadam avatar Jun 11 '24 18:06 chaseadam