caravel_user_project icon indicating copy to clipboard operation
caravel_user_project copied to clipboard

https://caravel-user-project.readthedocs.io

Results 122 caravel_user_project issues
Sort by recently updated
recently updated
newest added

As per RTL file https://github.com/efabless/caravel_user_project/blob/ba572032ee678cd3adbc9bde0179765d801d91d5/verilog/rtl/user_proj_example.v#L69 the output port `output [2:0] irq` used at macro level. But in sdc constraints it is used as `user_irq` https://github.com/efabless/caravel_user_project/blob/ba572032ee678cd3adbc9bde0179765d801d91d5/openlane/user_proj_example/base_user_proj_example.sdc#L126 https://github.com/efabless/caravel_user_project/blob/ba572032ee678cd3adbc9bde0179765d801d91d5/openlane/user_proj_example/base_user_proj_example.sdc#L131 Facing following warnings during...

My team have created a firmware code for our user project in /verilog/dv/ . And we want to build a framework or a script that can help running firmware code...

There should be a make target that users can use to run LVS and DRC on standalone designs, without having to integrate it with the `user_project_wrapper` and running precheck. Precheck...

ı can not copy my repositories. Test: RTL-counter_la has passed Start running test: RTL-counter_wb Fail: Test RTL-counter_wb has Failed for more info refer to /home/runner/work/chip/chip/verilog/dv/cocotb/sim/rtl_verification/RTL-counter_wb/counter_wb.log ı recieved this issue. please...

Running `flow.tcl` on `user_project_wrapper` with the default `user_proj_example` (counter) result in the following error: ``` LVS reports: net count difference = 0 device count difference = 0 unmatched nets =...

error
help wanted

This PR is intended to solve user issues where the environment isn't up to date with the latest releases from efabless. 1. change `make setup` to use a python script,...

I have a black boxed inverter macro that has vdda1 and vssa1 as power pins.I connected these pins with vdda1 and vssa1 as I am using 2 analog pins as...

Normally a simulation will need to setup the gpio defaults, which takes a few hundred ms of simulation time (a few minutes of wallclock time). With the gpio defaults included,...

It would be better to provide the users an SDC file PnR and another one for sign-off rather than only 1 base SDC file. This way the users will be...

enhancement