awesome-hdl
awesome-hdl copied to clipboard
Hardware Description Languages
Results
13
awesome-hdl issues
Sort by
recently updated
recently updated
newest added
https://github.com/zachjs/sv2v This is SystemVerilog to Verilog tool.
#6 Separated into languages and tools. @drom
Open cores: RTL projects and libraries Tools: Build systems, visualization Verilog / VHDL implementations
hacktoberfest
fix typo in `peakhdl` description