SimSYCL
SimSYCL copied to clipboard
Add explicit vec conversion
This is the second part of a series of four pull requests addressing some SYCL clarifications for sycl::vec.
This pull request implements the behavior specified in https://github.com/KhronosGroup/SYCL-Docs/pull/669#issue-2715756663, which adds explicit vec conversions.