microzig
microzig copied to clipboard
ATSAME51J20A chip
-
MAIN_CLK- 48MHz on startup via
DFLL48M -> GCLK0 -> GCLK_MAIN
- 48MHz on startup via
-
GPIO-
PA{0..31} -
PB{0..31}
-
-
UART- Via
SERCOM5(PB16(TX) andPB17(RX)) - Clocked by
GCLK2at 48MHz
- Via