xup_vitis_network_example
xup_vitis_network_example copied to clipboard
Xilinx
VNx: Vitis Network Examples
**For Vivado questions, please use [Vivado forum]( https://forums.xilinx.com/t5/Vivado-RTL-Development/ct-p/DESIGN)** **For Vitis questions, please use [the Vitis forum]( https://forums.xilinx.com/t5/Vitis-Acceleration-SDAccel-SDSoC/bd-p/tools_v)** **For Vitis questions, please use [the Vitis forum]( https://forums.xilinx.com/t5/Alveo-Accelerator-Cards/bd-p/alveo)** **For pynq questions, please...
When I build the VNx as the README.md says, I encounter the following problems. I want to know the reason and the way to solve it. ### Build Issues 1....
Hello, Currently, I'm trying to build VNx on Fedora36, but I see the below errors during the build process. I installed Vitis v2022.1, xilinx_u50_gen3x16_xdma_5_202210_1 and UltraScale+ Integrated 100G Ethernet Subsystem...
Failed to generate bitstream after passing synthesis and implementation [Vivado 2021.1, Alveo U250]
### Build Issues 1. OS version, e.g. `lsb_release -a` Distributor ID: Ubuntu Description: Ubuntu 20.04.4 LTS Release: 20.04 Codename: focal 1. Vitis version `vitis -version` 1. If Vitis is 2021.2...
This is a C++ XRT API with less abstraction than the [current C++ driver](https://github.com/Xilinx/xup_vitis_network_example/tree/host_xrt/host_xrt). The abstraction of the XRT device and kernel in the other driver caused issues for us...
I am not sure what is the best place to ask this question, hence asking here as an issue. Please let me know if some other place is preferred over...
Hello. I have point to point connected two U50 FPGA. Is it possible to run **host_xrt** example on U50? I tried to run that example on my u50 devices, but...
XRT 2.13 or newer has change the way the host code communicates with the Embedded Run Time (ERT). https://github.com/Xilinx/XRT/blob/2022.1/CHANGELOG.rst#added This is causing problems when downloading the any of the design...
Hi All, Completed build project on Alveo U50, however when on run ./ping_fpga it always returns 192 of cmac stat_rx_status, no matter how many time I try to test, thus...
We are trying to have the entire packet processing inside FPGA(u250), So, that our application running in u250 can directly access remote access without the involvement of the Host. our...
