Vitis_Accel_Examples icon indicating copy to clipboard operation
Vitis_Accel_Examples copied to clipboard
verified publisher icon Xilinx

Update krnl_vadd_rtl_control_s_axi.v

Open rajeshkrmeena opened this issue 3 years ago • 1 comments

ADDR_BITS must be equal to C_S_AXI_ADDR_WIDTH. If the user wants to add more arguments then it will create a bug, that is not easily detected. Kindly request to you update it.

rajeshkrmeena avatar Dec 23 '22 08:12 rajeshkrmeena