SystemVerilog
SystemVerilog copied to clipboard
[Highlight] fix syntax highlight when using 'automatic' keyword
Hi, This PR fixes syntax highlighting in some 'automatic' keyword related context. For example
module automatic test_mod;
task test();
automatic test_pkg::cls obj;
endtask
endmodule
Before:
After: