Assignment with strength does not compile

[vperrin59]

The following syntax doesn't compile in Pyverilog

assign (weak1,weak0) vreg1p65= 1'b1;