Parser-Verilog
Parser-Verilog copied to clipboard
Do parser-verilog support behavorial-level RTL code?
It seems that the parse only support netlist level verilog code? Does it support behavorial level verilog?
For example, the reg key word seems not supported yet?