Does register initial value work?
Verilog example: reg [7:0] variable = 56;
No errors but looks like initial value is "0".
Lichee-Pi
