fsim
fsim copied to clipboard
Kuree
Fiber-based SystemVerilog Simulator.
Results
1
fsim issues
Sort by
recently updated
recently updated
newest added
- [x] naming conflicts detection (dynamically rename our own variables, i.e. processor pointers like `init_process` and `scheduler`) - [x] Compile time static graph construction using `marl`. Marl needs to be...
enhancement