ULX3S_FPGA_Camera_Streaming
ULX3S_FPGA_Camera_Streaming copied to clipboard
AngeloJacobo
Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board
Results
1
ULX3S_FPGA_Camera_Streaming issues
Sort by
recently updated
recently updated
newest added
Hi, Angelo After verification in Icestudio i get this in command output: iverilog -o hardware.out -D VCD_OUTPUT= -D NO_INCLUDES "C:\Users\n\AppData\Roaming\SPB_Data\.icestudio\apio\packages\tools-oss-cad-suite\share\yosys/ecp5/cells_sim.v" main.v main.v:222: error: Unknown module type: EHXPLLL main.v:1645: error: Unknown...
Metadata
16
Stars
1
Forks
Watchers
Owner
Metadata
Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board